What's the difference between $stop and $finish in Verilog?
verilog
Solution
`$finish` exits the simulation and gives control back to the operating system.
`$stop` suspends the simulation and puts a simulator in an interactive mode.
Problem
I'm using a GUI simulator, and they both seem to do the same thing.